Candidate must have a Bachelor’s degree in either Electrical Engineering or Computer Engineering. Experience with one or more ASIC verification languages and associated methods for creating self-checking testbenches for efficient ASIC verification: System-Verilog/Vera; eLanguage; System-C; C++
Candidate must have a Bachelor’s degree in either Electrical Engineering or Computer Engineering. Experience with one or more ASIC verification languages and associated methods for creating self-checking testbenches for efficient ASIC verification: System-Verilog/Vera; eLanguage; System-C; C++